

METHOD OF FABRICATING SEMICONDUCTOR DEVICE  
FOR PREVENTING RISING-UP OF SILISIDE

Background of the Invention

1. Field of the Invention

a The present invention relates to a method <sup>of</sup>  
a <sup>fabricating</sup> ~~fabricating~~ a semiconductor device, more particularly to a  
a 5 method <sup>of</sup> ~~fabricating~~ a semiconductor device for preventing  
rising-up of siliside.

Q A high integration of semiconductor integrated  
Q circuits such as <sup>LSI</sup> ~~LSI~~ has developed micronizing of devices.  
Q For example, impurity diffusion layers in a source and  
10 drain regions are formed to be shallow and areas of them  
Q are made small. Moreover, a width of a wirings connecting  
the devices are also narrowed. For this reason, electric  
resistances of the diffusion layers and the wirings are  
increased, so that a high speed operation of the devices is  
15 obstructed. From such circumstances, in the recent  
semiconductor devices, the attempt is made to form the  
Q surface of the impurity diffusion layer by <sup>using</sup> high melting  
point metal silicides, particularly by titanium silicide,  
whereby a high speed operation of the devices can be  
Q 20 achieved by an <sup>decrease</sup> ~~increase~~ in the resistance of the impurity  
diffusion layer.

For the formation of the titanium silicide layer,  
United States Patent No. 4,855,798 discloses the formation  
of the titanium silicide layer using a self-alignment  
25 manner. The method to form the titanium silicide layer in

the self-alignment manner will be described with reference to Figs. 3(a) to 3(g).

As shown in Fig. 3(a), the field oxide film 2, the gate oxide film 3, the gate electrode 4 and the side wall film 5 are formed on the semiconductor substrate 1. The exposed portions 6 of the semiconductor substrate 1 act as a diffusion layer region after impurity ions are injected thereto.

Next, a protection oxide film 7 for the ion injection is formed on the entire surface of the resultant structure using a CVD method, for example, thereby forming the diffusion layer 9 ( Fig. 3(b)). Subsequently, a thermal treatment at a temperature of not less than 900 °C is performed to activate the diffusion layer 9. That is, the activated diffusion layer 14 is formed.

Thereafter, the protection oxide film 7 is removed, and further a natural oxide film is removed prior to a Ti sputtering ( Fig. 3(c)).

Next, as shown in Fig. 3(d), the titanium film 11 is grown on the entire surface of the resultant structure by a sputtering method, for example. The titanium silicide film 11 is subjected to a thermal treatment under the conditions that a temperature is not more than 700 °C <sup>in</sup> at an inert ~~ia~~ gas atmosphere, for example, a nitrogen atmosphere. Thus, the titanium silicide layer 12 of C49 <sup>is</sup> phase <sup>is</sup> formed of high resistance  $TiSi_2$  ~~is formed~~ ( a first sinter ). At this time, the titanium silicide layer 12 ~~is formed~~ only on

the gate electrode 4 and the ~~diffusion layer 9~~ in a self-aligned manner Fig. 3(e). Q2

Subsequently, the non-reacted titanium film 11 on the field oxide film 2 and the side wall film 5 is removed ( Fig. 3(f)). Furthermore, a thermal treatment at a temperature of not less than 800 °C is performed. As a result of the thermal treatment, the titanium silicide film of C54 phase formed of low resistance  $TiSi_2$  as shown in Fig. 3(g) is formed ( a second sinter ).

However, when the titanium silicide films are formed by the foregoing method, the development of micronizing of the devices has created the problems of an electrical short-circuit between the gate electrode and the diffusion layers acting as the source/drain regions and between the diffusion layers adjacent to each other. The electrical short-circuits inherently originate from rising-up of the titanium silicide onto the region where the titanium silicide is not formed, that is, onto the side wall film for separating the gate electrode and the diffusion layers and onto the field oxide film for separating the diffusion layers. Hereinafter, such phenomenon is referred to as "a rising-up" . Alternately, the electrical short-circuits originate from the formation of the conductive material. In order to prevent the rising-up of the titanium silicide and the formation of the conductive material, lengthening of an etching time to etch the non-reactive titanium silicide causes the titanium

silicide on the diffusion layer to be etched excessively,  
leading to <sup>Condition wherein</sup> ~~an abuse that~~ the diffusion layer resistance increases.

From such viewpoint, several methods to prevent the  
rising-up due to the expansion of the titanium silicide  
into the <sup>undesired regions</sup> ~~region except that where the titanium silicide is~~  
~~to be formed~~ have been proposed.

One of them is disclosed in Japanese Patent Laid  
Open No. Sho 61-150216. In this method, a titanium film is  
formed on a silicon substrate. Thereafter, the first  
sinter is performed at a comparatively low temperature of  
400 to 600 °C, whereby the titanium film is converted to a  
titanium silicide film by so-called siliciding reaction. A  
non-reactive titanium film is removed, thereby forming a  
high resistance titanium silicide film on diffusion layers  
and a gate electrode. Thereafter, the second sinter is  
performed at a temperature not less than 800 °C, thereby  
converting the high resistance titanium silicide film to a  
low resistance titanium silicide film. Because the first  
sinter is performed at the comparatively low temperature of  
400 to 600 °C, this method has a feature in that the  
rising-up of the titanium silicide film can be prevented.

Another method is disclosed in Japanese Patent Laid  
Open No. Sho 59-126672. The structure of the semiconductor  
device manufactured by this method is shown in Fig. 4. In  
this method, in order to suppress the rising-up of the  
titanium silicide film on the side wall film and the

reaction of the titanium film with the side wall film, the side wall film is formed of ~~the~~ SiN film which is not prone to react with the titanium film.

However, the above-described methods have posed the following new problems.

The firstly described method involves the problem that with the micronizing of the diffusion layers and the gate electrode, a desired resistance can not be obtained. The reason is that because the first sinter temperature is low, the resistance of the titanium silicide is high, and the layer resistance of the diffusion layer after the second sinter is not below a desired value. In order to obtain the diffusion layer resistance below the desired value, if the second sinter temperature is increased, the problem that the titanium silicide is condensed occurs. For this reason, under the low first sinter temperature, the low resistance of the diffusion layer can not be achieved <sup>even when</sup> ~~in spite that~~ the rising-up of the titanium silicide can be suppressed.

In the secondly described method, though the electrical short-circuit between the gate electrode and the diffusion layer can be suppressed, it is impossible to suppress the electrical short-circuit between the diffusion layers adjacent to each other.

As described above, the electrical short-circuits between the gate electrode and the diffusion layer and between the diffusion layers adjacent to each other can not

be necessarily perfectly suppressed with the conventional technologies.

a In order to suppress such <sup>an</sup> ~~the~~ electrical short-  
 a circuit perfectly, factors <sup>causing</sup> ~~of~~ the rising-up of the titanium  
 5 silicide were investigated. The rising-up of the Ti  
 silicide is more significant in the P-type diffusion layer,  
 a so that ~~an~~ attention was paid <sup>to</sup> ~~on~~ P-type ion injection  
 Q species. ~~Fig. 5 shows a state where the rising-up of the~~  
 a ~~Ti silicide occurs in the case where  $\text{BF}^{2+}$  ( mass: 49 ) and~~  
 a 10  ~~$\text{B}^+$~~   
 a ~~( mass: 11 ) are used as the ion injection species. For~~  
 the P-type diffusion layer to which  $\text{BF}^{2+}$  ( mass: 49 ) is  
 a injected, the rising-up of the Ti silicide is shown. <sup>in Fig. 5b.</sup> On  
 a <sup>other hand</sup> ~~the contrary,~~ for the P-type diffusion layer to which  $\text{B}^+$  (  
 a 15 mass: 11 ) ~~, no rising-up is shown.~~ From this fact, it was  
 proved that F in the  $\text{BF}^{2+}$  ( mass: 49 ) that is the P-type  
 a ion injection species <sup>remains</sup> ~~is allowed to be remained~~ in the  
 field oxide film and the side wall film, and a Ti silicide  
 reaction inductively occurs on the field oxide film and the  
 20 side wall film during performing the Ti silicide reaction,  
 thereby creating the rising-up of the Ti silicide.

If the P-type diffusion layer is formed using  $\text{B}^+$   
 ( mass: 11 ) as the ion injection species, the rising-up of  
 the Ti silicide can be suppressed. However, it is  
 25 impossible to form shallow diffusion layers, so that  
 micronizing of the semiconductor integrated circuit can not  
 be achieved with the use of  $\text{B}^+$  ( mass: 11 ) as the ion

injection species.

# Summary of the Invention

*a* *A* *the* From *circumstances* viewpoint of the above described  
~~circumstances~~, the object of the present invention is to

5 provide a formation method of a Ti silicide applied to  
*a* *manufacturing of* ~~manufactures of the~~ semiconductor devices, more  
 particularly to a method for forming good quality products  
 stably without producing defective products due to an  
 electrical short-circuit between a gate electrode and a  
 10 diffusion layer and between diffusion layers adjacent to  
 each other.

The method of the present invention was proposed in  
 order to achieve the above-described object.

15 A method of fabricating a semiconductor device  
 comprising, forming an isolation region around a  
 predetermined area of a semiconductor substrate,  
 selectively forming an insulating layer on said  
 predetermined area, selectively forming an electrode on  
 said insulating layer, injecting an impurity ion in said  
 20 substrate which is between said electrode and said  
 isolation region, applying heat of a first temperature to  
 said substrate, and applying heat of a second temperature  
 higher than said first temperature to said substrate for  
 activating said impurity ion after applying heat of said  
 25 first temperature.

*A* *a* The method of the present invention is featured <sup>in</sup> ~~by~~  
~~that~~ a low temperature thermal treatment ~~is~~ carried out

*8*

between the ion injection, <sup>Step</sup> ~~for~~ forming the diffusion layer and the activation of the diffusion layer, thereby discharging fluorine produced from the ion injection species to the outside from a surface of the insulating film, a surface of the side wall, the silicon semiconductor substrate, and an interface between the semiconductor substrate and the isolation region. The low temperature thermal treatment is preferably carried out <sup>prior</sup> ~~subsequent~~ to the activation step consecutively in the same apparatus.

An operation of the present invention will be described with an example using an ion injection species which includes fluorine.

The method of the present invention has a feature that the step for removing fluorine injected into the surface of the field oxide film, the surface of the side wall film, the semiconductor substrate, the interface between the semiconductor substrate and the field oxide film. The reason why fluorine is removed as follows. Because of the formation of the P-type diffusion layer, fluorine injected into the field oxide film, the side wall film and the semiconductor substrate induces during the first sinter of the Ti silicide formation step, the rising-up of the Ti silicide on the portions of the field oxide film and side wall film where the Ti silicide should not be formed. When the rising-up of the Ti silicide occurs, ~~the~~ electrical short-circuits between the gate electrode and the diffusion layer and between the diffusion layers



a adjacent to each other are caused. Therefore, <sup>this</sup> the method  
 a of <sup>manufacturing</sup> a semiconductor device is intended to suppress the  
 rising-up of the Ti silicide by removing fluorine.

In order to remove fluorine, the low temperature  
 5 thermal treatment is carried out prior to the step for  
 activating the diffusion layer. Removing the fluorine  
 a enables <sup>stable obtaining of</sup> ~~to stably obtain~~ good quality products free from  
 the rising-up of the Ti silicide, without producing  
 defective products due to an electrical short-circuit.

#### 10 Brief Description of the Drawings

For a more complete understanding of the present  
 invention and the advantages thereof, reference is now made  
 to the following description taken in conjunction with the  
 accompanying drawings, in which;

15 Figs. 1(a) to 1(h) are a schematic section view  
 showing a first application example of a Ti silicide  
 formation method of first and second embodiments, according  
 to a sequence of steps thereof;

20 Fig. 2 shows a temperature profile when a low  
 temperature thermal treatment and an activation thermal  
 a treatment are <sup>consecutively</sup> ~~simultaneously~~ performed in the second  
 embodiment of the present invention;

a Figs. 3(a) to 3(g) are a schematic section <sup>views</sup> ~~view~~  
 showing a sequence of steps of an example of a conventional  
 25 Ti silicide formation method;

Fig. 4 is an example of a section structure after  
 the formation of the Ti silicide in the conventional

technology;

1 Figs. 5(a) and 5(b) are a SEM photograph of the  
 2 semiconductor device which has the <sup>Conventional</sup> configuration shown in  
 3 Fig. 4, when viewed from an obliquely above direction,  
 4 specifically, Figs. 5(a) and 5(b) show a micro-pattern  
 5 formed on a semiconductor substrate, which shows a state of  
 6 a rising-up of a Ti silicide, <sup>and which</sup> show that the degree of the  
 7 rising-up differs depending on an injection species  
 8 injected, and Fig. 5(a) shows the case where  $B^+$  (mass:11)  
 9 is used and Fig. 5(b) shows the case where  $BF^{2+}$  (mass:49)  
 10 is used.

11 Fig. 6 is a graph showing a depth profile of  
 12 concentrations of boron and fluorine in  $BF^{2+}$  (mass:49) that  
 13 is a P-type ion injection species; and

14 Fig. 7 shows a relation between a yield ratio and  
 15 the fluorine concentration obtained when the first  
 embodiment is performed.

#### Detailed Description of the Preferred Embodiments

16 Embodiments of the present invention will be  
 17 described with reference to the accompanying <sup>drawings</sup> ~~drawings~~ below  
 18 in detail.

19 (~~Embodiment 1~~)

20 <sup>The first</sup> ~~This~~ embodiment ~~applies the first invention, and~~  
 21 ~~this embodiment will be~~ described with reference to Figs.  
 22 1(a) to 1(h).

23 As shown in Fig. 1(a), the field oxide film 2, the  
 24 gate oxide film 3, the gate electrode 4 and the side wall

film 5 are formed on the silicon substrate 1. ~~Impurity ions are injected into the exposed portions of the silicon substrate 6, and these portions act as a diffusion layer region, respectively.~~

Subsequently, a protection oxide film 7 for an ion injection is formed on the entire surface of the resultant structure using a CVD method. Thereafter, the impurity ions 8 are ~~injected~~, thereby forming the diffusion layer 9 ( Fig. 1(b)). Here, the description is made for formation of a P-type diffusion layer. As P-type impurities,  $\text{BF}^{2+}$  (mass: 49) ions capable of forming a shallow junction are injected into the entire surface of the resultant structure of Fig. 1(a), under the conditions that an acceleration voltage is 30 KeV and an impurity concentration is  $3\text{E}15 \text{ cm}^{-2}$ .

At this time, the depth profile of concentrations of boron and fluorine that are component elements of the ion injection species is determined depending on injection energy, in which B exhibits the maximum concentration ~~near~~ at about 30 nm and F exhibits it near ~~at~~ about 25 nm, as shown in Fig. ~~1~~<sup>6</sup>.

Next, a thermal treatment is performed ~~at~~<sup>in</sup> a nitrogen gas atmosphere using a diffusion furnace, under the conditions that a temperature is  $700^\circ\text{C}$  and a treatment time is 60 minutes ( Fig. 1(c)). During the thermal treatment, F ( fluorine ) 10 existing in the field oxide film 2, the side wall film 5, the ~~silicon substrate 9~~<sup>d.f.fusion layer</sup> and the interface between silicon substrate 1 and the field

oxide film 2 are discharged as an out gas. Hence, the F concentrations in the field oxide film 2, the side wall film 5, the silicon substrate 1 and the interface between the ~~silicon substrate~~ <sup>diffusion layer</sup> 9 and the field oxide film 2 become  $1E20 \text{ atom/cm}^3$  or less.

Subsequently, a thermal treatment at a temperature of  $1000^\circ\text{C}$  ~~and~~ for 10 seconds is performed using a lamp annealing apparatus, thereby activating the diffusion layer. That is, the activated diffusion layer 14 is formed. Here, if a low temperature thermal treatment is performed after the activation of the diffusion layer 14, F will combine with Si and the like, disabling an annealing-out of the fluorine. Therefore, the low temperature thermal treatment should be effectively performed prior to the thermal treatment for activating the diffusion layer.

Thereafter, the protection oxide film 7 is removed using a RIE etching apparatus and natural oxide films formed on the diffusion layer and the gate electrode are removed using 1 : 100 DHF liquid, prior to a Ti sputtering ( Fig. 1(d) ).

Next, as shown in Fig. 1(e), the Ti film 11 is formed to a thickness of 30 nm on the entire surface of the resultant structure by sputtering. A thermal treatment at a temperature of  $700^\circ\text{C}$  ~~and~~ for 30 seconds is performed using a lamp annealing apparatus, thereby forming the Ti silicide layer 12 of C49 phase formed of high resistance

TiSi<sub>2</sub> ( a first sinter ) ( Fig. 1(f) ). At this time, the Ti silicide layer 12 is formed only on the gate electrode 3 and the diffusion layer 9 in a self-aligned manner.

Then, the non-reactive portions of the Ti film 11 on the field oxide film 2 and the side wall film 5 are removed using an aqueous per-ammonium solution ( Fig. 1(g) ).

Thereafter, a thermal treatment at a temperature of 850 °C for 10 seconds is further performed using a lamp annealing apparatus. As a result, the Ti silicide layer 13 of C54 phase formed of a low resistance TiSi<sub>2</sub> as shown in Fig. 1(h) is formed ( a second sinter ).

The Ti silicide film 13 formed as described above exhibits no rising-up onto the field oxide film 2 and the side wall 5. The low sheet resistivity of the Ti silicide film of 10 Ω/□ or less can be obtained, so that an increase in an operation speed of the devices can be achieved and the yield ratio of the good quality products increases as shown in Fig. 7.

~~Embodiment 2~~

The second

is also ~~This embodiment applies to the second invention of this application. This embodiment will be described with reference to Figs. 1(a) to 1(h).~~

First, as shown in Fig. 1(a), similar to the first embodiment, the field oxide film 2, the gate oxide film 3, the gate electrode 4 and the side wall film 5 are formed on the silicon substrate 1. ~~Impurity ions are injected into~~

~~the exposed portions of the silicon substrate 6, and these portions act as a diffusion layer region, respectively.~~

Subsequently, a protection oxide film 7 for an ion injection is formed on the entire surface of the resultant structure using a CVD method. Thereafter, the impurity

ions 8 are ~~injected~~ <sup>47</sup> thereby forming the diffusion layer 9 ( Fig. 1(b)). Here, similar to the first embodiment, ~~the~~ description is made for formation of a P-type diffusion

layer. As P-type impurities,  $\text{BF}^{2+}$  (mass: 49) ions capable of forming a shallow junction are injected into the entire surface of the resultant structure of Fig. 1(a), under the conditions that an acceleration voltage is 30 KeV and an impurity concentration is  $3\text{E}15 \text{ cm}^{-2}$ . At this time, the

depth profile of concentrations of boron and fluorine that are component elements of the ion injection species is determined depending on injection energy, in which B exhibits the maximum concentration near ~~at~~ about 30 nm and F exhibits it near ~~at~~ about 25 nm, as shown in Fig. 6.

Subsequently, a thermal treatment at a temperature of  $1000^\circ\text{C}$  for 10 seconds is performed for activating the impurity ions using a lamp annealing apparatus. As shown in Fig. 2, <sup>47e</sup> ~~the~~ temperature is changed. In ~~the~~ step a of Fig. 2, fluorine is discharged as out-gas from the field oxide film 2, the side wall film 5, the silicon substrate 1 and the interface between the silicon substrate 1 and the field oxide film 2 ( Fig. 1(c)). Hence, the F concentrations in the field oxide film 2, the side wall film 5, the silicon

substrate 1 and the interface between the silicon substrate 1 and the field oxide film 2 become  $1E20 \text{ atom/cm}^3$  or less.

a In ~~the~~ step b of Fig. 2, the activation of the impurity ions is performed. That is, the activated diffusion layer 14 is formed. Thus, it is unnecessary to increase the number of the steps and manufacturing apparatuses.

Next, the protection oxide film 7 is removed using a RIE etching apparatus ( Fig. 1(d)). Thereafter, natural oxide films formed on the diffusion layer and the gate electrode are removed using 1 : 100 DHF liquid, prior to a Ti sputtering.

Subsequently, as shown in Fig. 1(e), the Ti film 11 is formed to a thickness of 30 nm on the entire surface of the resultant structure by sputtering. A thermal treatment at a temperature of  $700^\circ\text{C}$  for 30 seconds is performed using a lamp annealing apparatus, thereby forming the Ti silicide layer 12 of C49 phase formed of high resistance  $\text{TiSi}_2$  ( a first sinter ) ( Fig. 1(f)). At this time, the Ti silicide layer 12 is formed only on the gate electrode 3 and the diffusion layer 9 in a self-aligned manner.

Then, the non-reactive portions of the Ti film 11 on the field oxide film 2 and the side wall film 5 are removed using an ammonium hydroxide <sup>peroxide</sup> ~~peroxide~~ mixture (Fig. 1(g)).

Thereafter, a thermal treatment at a temperature of  $850^\circ\text{C}$  for 10 seconds is further performed using a lamp annealing apparatus. As a result, the Ti silicide layer 13

of C54 phase formed of low resistance  $\text{TiSi}_2$  as shown in Fig. 1(h) is formed ( a second sinter ).

The Ti silicide film 13 formed as described above exhibits no rising-up onto the field oxide film 2 and the side wall 5. The low sheet resistivity of the Ti silicide film of  $10 \Omega/\square$  or less can be obtained, so that an increase in an operation speed of the devices can be achieved.

The Ti silicide formed using the present invention reduces the fluorine concentrations in the field oxide film and the side wall oxide film, whereby the rising-up of the Ti silicide can be suppressed and good quality products can be stably obtained without electrical short-circuits between the gate electrode and the diffusion layer as well as between the diffusion layers adjacent to each other.

Although the preferred embodiments of the present invention have been described in detail, it should be understood that various changes, substitutions and <sup>alterations</sup> ~~alternations~~ can be made therein without departing from <sup>the</sup> ~~the~~ spirit and scope of the <sup>invention</sup> ~~inventions~~ as defined by the appended claims.